Abstract. Functional testing, as opposed to parametric testing, plays an important role in testing VLSI integrated circuits. However, it appears that designs are not always carefully analysed in advance to determine precisely which faults are clean, i.e. testable by logic means alone. The programmable logic array (PLA) is a popular circuit form used to implement a system of Boolean functions over a set of input variables. This paper considers the testability of the dynamic CMOS PLA with respect to an extended switch-level fault model that includes node faults, transistor stuck-opens and stuck-ons, interconnect breaks, ohmic shorts, and crosspoint faults. Single occurrences of each fault in the fault model are classified as either clean, unclean, or clean subject to conditions on the products and output functions computed by the PLA. Finally, a modified dynamic CMOS PLA design is described and its improved switch-level testability properties are given.
regularity of the PLA also facilitates fault modelling, testability analysis, design modification for increased testability, and test pattern generation, as witnessed by the large volume of published work. (See [16] for a good survey.)
The notion of a clean fault was used in [4] to formalize what is meant by a fault that can be detected by logic means alone. Many single switch-level faults were shown to be not clean in the standard static complementary CMOS gate. It was also shown in [4] that, by modifying the standard gate by adding two extra control transistors, all single faults become clean. This paper applies the same approach to determine precisely the testability properties of the dynamic CMOS NOR-NOR PLA from [18] with respect to an extended fault model. The fault model, defined later, includes switch-level faults closely related to the topology of the physical layout, as well as the popular crosspoint fault. In previous work, such natural switch-level faults as the transistor stuck-on and the interconnect break have not been treated adequately.
Definitions and conventions used in this paper are given in Section 2. The structure and timing of the dynamic CMOS NOR-NOR PLA are reviewed in Section 3. The expanded fault model is presented in Section 4. Possible redundancies that could arise in a PLA are discussed in Section 5. The testability properties of the dynamic CMOS PLA with respect to the fault model are established in Section 6. A modified dynamic CMOS PLA is introduced, and its enhanced testability properties given in Section 7. Section 8 concludes the paper with a summary of the results and a discussion of the costs associated with the modified design.
Definitions and conventions
The positive and negative power supply lines are denoted by VDD and GND, respectively. A "0"("1") represents a valid low(high) voltage signal corresponding to logic 0(1). A path is a chain of lines connected together via the channels of MOS transistors that are in their conductive states. In a correctly designed and fault-free CMOS circuit, the signal on a line is either a driven signal produced by a path to one of Vnn or GND, or is a stored signal produced by an isolated charge recently (e.g. within the last 10 ms [7] ) established by a driven signal. A fight [14] occurs when a sustained path exists from VDD to GND. Fault-free circuits, i.e. good circuits, are assumed to be free of fights for all input combina- = 1) . To avoid degenerate cases, we assume that every Boolean function of interest is nontrivial; i.e. that every function has at least one 0-vertex and one 1-vertex. A function f covers a vector X iff fiX)= 1. A function f covers a function g iff f covers all of the 1-vertices of g; i.e. f covers g iff g(X) = 1 implies f(X) = 1, for all Boolean vectors X. If x represents a signal in a good circuit, then x* represents the corresponding signal in a faulty circuit, i.e. in a circuit affected by the fault under consideration. A fault is called clean iff there exists a test, i.e. sequence X,, X 2 ..... X n of input vectors such that on at least one output, say fk, good and faulty instances of the circuit carry complementary logic signals for the final vector; i.e. fk(X,) 4=f~'(X,) [4] . A fault that is not clean is called unclean.
Input vector V0(V1) is a O(1)-vertex of a Boolean function fiX) iff f(Vo)= O(flV,)

The dynamic CMOS NOR-NOR PLA
Structure and signal definitions
As shown by the small example in Fig. 1 , a PLA consists of four regular sub-regions: an array of input decoders (lower left), an AND plane (upper left), an OR plane (upper right), and an array of output inverters (lower right). Input vectors enter the input decoders on N~ primary input lines. The input decoders latch the input signals and drive up to 2N~ bit line signals across the AND plane. Implemented Output Functions outputs of the OR plane and the primary outputs of the PLA.) The output inverters latch the sumbar signals and drive the primary output lines that lead to other parts of the system. All events in the PLA's computations are sequenced by externally generated clock signals; e.g. ~lu, q~Auo, q~oR and q~ovr in Fig. 1 .
The ith input decoder latches the signal on input line x i and then drives noninverted and inverted secondary signals onto bit lines b~ and b~, respectively. Multiple-input decoders [5] will not be considered. A bit line may be omitted if the corresponding signal is not used in the AND plane. As is common in dynamic CMOS designs, the input latches are implemented using transmission gates [18] . The bit-line drivers are implemented as two levels of static CMOS inverters. (Q~k) . If the signal on a bit(product) line is 1(1), then the AND(OR)-crosspoint transistors to which the line is connected are turned on, driving a subset of the product(sumbar) lines to 0.
The signal on the k th sumbar line gk is latched by an output transmission gate and driven out of the PLA on primary output fk by a static CMOS inverter. If the complement of a function is easily specified using the set of intermediate products already required by the SOP forms of other functions, then a noninverting driver might be preferred. PLAs with noninverting output drivers will not be considered in this paper.
We say that a bit line b~(b~) controls a product line pj_iff an AND-crosspoint transistor exists at their intersection. One verifies that b~b~) controls pj iff Yi(x,) is a factor in the expression for pj. Equivalently, bi(b~) controls pj iff x~ = 1 (x~ = 0) imp_lies pj = 0. We assume that for all bit lines b~ and product lines pj, either b~ or b~, but not both, may control pj. A product line pj controls a sumbar line ~k iff an OR-crosspoint transistor exists at their intersection. We will also say that pj controls output fk iff pj controls Sk" One verifies that pj controls fk iff pj is a term in the implemented SOP expression for fk-Thus, if pj controls fk, then pj = 1 implies sk = 0 and fk = 1. However, if pj = 1 implies fk = 1, i.e. if fk covers pj, it is not necessarily true that pj controls fk. Figure 2 shows a typical clocking scheme for the dynamic CMOS PLA [18] . For other clocking schemes see [7, 8, 18] . To prove general testability results, it is Note: Generalized PLA clocks appear at the left margin; system clocks appear at the right margin. Fig. 2 . Two-phase non-overlapping clocking scheme.
Timing
useful to abstract away details specific to particular schemes by using a generalized timing scheme. In fact, this has been done in Fig. 1 in which appear the four general clocks ~IN, ~AND, ~OR, and ~our. In actual PLA schematics, only system clocks or secondary clocks readily derived from the system clocks will be shown; e.g. ~1, ~1, ~aetayea, and ~2 for the two-phase clocking scheme in Fig. 2 
The fault model
In VLSI testing it is necessary to simplify and abstract the real physical failure modes, and in their place use a fault model. (See [1] for an overview of fault modelling.) A fault captures the principal effects of a physical defect on the circuit at some convenient level of abstraction. A fault model is a set of faults that captures the behaviour of the expected varieties of faulty circuits. When a fault model is chosen for a particular circuit, a trade-off must be made between representational accuracy and the fault model's ability to simplify the resulting problems of testability analysis and test pattern generation.
The fault model used in this paper contains five switch-level faults and the crosspoint fault. (See [9] for an overview of switch-level modelling). Definitions of the first four switch-level faults follow:
interconnect break: A line of conductor (e.g. metal, polysilicon, or diffusion) is completely divided into two segments by an unintended gap.
ohmic short: During fabrication, a small mislaid piece of conducting, but possibly appreciably resistive, material can electrically connect two normally distinct lines. This fault is more general that the ideal resistanceless bridging fault studied by other authors (e.g. [12] ).
transistor stuck-open: This fault represents an n-type or p-type MOS transistor whose channel is permanently nonconductive. The signal on the gate terminal is assumed to be unaffected. A stuck-open can transform a purely combinational circuit into a sequential circuit if the fault creates an isolated line; such a line is capable of remembering the last driven logic value, thereby introducing a state variable into the circuit [17] .
transistor stuck-on: This fault represents an MOS transistor whose channel is permanently conductive. As with the stuck-open, the signal on the gate terminal of a stuck-on transistor is assumed to be unaffected. Stuck-on faults can produce fights and can thus be unclean [4] .
In practice, very little direct use has been made of the interconnect break. Also, the resistanceless short has received far more attention than the ohmic short. The ohmic short is used here for two reasons: First, it is more general that the resistanceless bridging fault. Second, it has been shown that CMOS gates can be modified to make ohmic shorts to VDD and GND clean [4] . The distinction between ohmic and resistanceless shorts was also found to be useful in [10] . The transistor stuck-open and stuck-on faults have recently received considerable attention because of concern that they might not be detected by tests designed assuming the "classical" stuck-at fault [17] .
The fifth fault in our fault model is similar to a fault used in the switch-level fault simulator FMOSSIM [3] .
node fault: The node fault corresponds to physical failures that cause the signal on an electrical node or line to remain at a valid 0 or 1, regardless of the inputs applied to the circuit. For example, a node-at-0 could be used to model a low-resistance short from a line to GND. Note that all segments of a line that are normally connected are affected together by the same node fault; this is in contrast to a stuck-at fault which can affect individual segments.
Some equivalences between the five switch-level faults and the stuck-at fault can be noted. A stuck-open(on) affecting an n-type transistor Qn is equivalent to a stuck-at-0(1) affecting the Q"'s gate; similarly, a stuck-open(on) affecting a p-type transistor QP is equivalent to a stuck-at-l(0) affecting QP's gate. An interconnect break that creates a segment whose signal subsequently drifts to logic 0(1) is equivalent to a stuck-at-0(1) affecting that segment. In terms of the five switch-level faults defined above, a stuck-at affecting only one fan-out branch could be viewed naturally as a double fault; i.e. an interconnect break and a node fault affecting the isolated segment.
The five faults just described are suitable for general CMOS circuits. In structured circuits it is often possible to define more abstract functional-level faults; in the case of the PLA, the crosspoint fault [13] , has proved useful:
crosspoint fault: Either an undesired and fully functioning crosspoint transistor appears where there shouldn't be one, or an intended crosspoint transistor is absent.
A growth(shrinkage) fault is a fault that increases(decreases) the number of 1-vertices covered by a product; an appearance(disappearance) fault is one that causes a new product to control an output (causes an expected controlling product to be omitted) [15] . Crosspoint faults in the AND plane can be either growth or shrinkage faults. Crosspoint faults in the OR plane are either appearance or disappearance faults. The notions of growth, shrinkage, appearance, and disappearance faults will prove useful in the analysis of interconnect breaks.
Redundancy
A crosspoint transistor is redundant iff removing it produces no change in the output functions. Thus, an AND-crosspoint transistor QA that controls a product line pj is redundant iff removing QA produces a new product p] that is still covered by all of the original output functions controlled by pj. An OR-crosspoint transistor between a product line Pi and a sumbar line gk is redundant iff, for every input vector X that is covered by p,, there exists another product pj, j :~ i, that also controls fk and covers X. A crosspoint transistor is irredundant iff it is not redundant.
A function fiX)functionally depends on xg iff there exists an input X~0 such that flX~o ) =gflX~l ). An input line xi is redundant iff no output functionally depends on the value of x,. A bit(product) line is redundant iff it is not connected to any irredundant AND(OR)-crosspoint transistors. One verifies that if a bit line or product line is redundant, then the line, together with all of the crosspoint transistors to which it connects, can be removed without changing the output functions. An input line, bit line, or product line is irredundant iff it is not redundant. A product pj is irredundant with respect to output fk iff there exists an input X such that pj is the only product that both controls fk and covers X. One verifies that a product is irredundant iff it is irredundant with respect to at least one output.
In Fig. 1 , the noninverting bit line labelled b~, the AND-crosspoint transistor marked with a "t", and the OR-crosspoint transistor marked with a "~" are redundant.
Testability of the Dynamic CMOS PLA
Assumptions
The following assumptions underlie the subsequent results. Assumption 1. We assume that a faulty circuit contains only one fault, unless stated otherwise. This is a commonly used simplifying assumption. Assumption 1 is the so-called "single fault assumption". Assumption 2 must be made to avoid the indeterminate signals that might otherwise arise on isolated lines. In many technologies, a chip's substrate is permanently connected to GND, making drift to 0 likely as a result of leakage currents. Assumption 3 reflects a pessimism necessary to ensure that the subsequent results are free from complicated environment-specific conditions. Assumption 4 is justified by the following arguments: If a 0(1) becomes a 0w(1 w) as a result of a fault, then assuming that the signal is not attenuated is pessimistic because it makes the effects of the fault harder to detect. In the dynamic CMOS PLA circuits that we will be considering, weak signals either appear immediately at the inputs of inverters, or at the primary outputs of the PLA; in both cases we assume that a 0w(1 w) would be restored to a full-strength 0(1).
Node Faults
The testability properties of each of the PLA's lines with respect to node faults are considered in turn, proceeding from the inputs to the outputs.
Proposition 1. In the dynamic CMOS PLA, a node fault affecting input x~ is clean iff x i is irredundant.
Proof. Easily shown to be true for any combinational circuit. [] A node-at-0(1) affecting input x i is equivalent to both a node-at-0(1) affecting the input node of the inverter that drives bit line bi, and a node-at-l(0) affecting b~.
Proposition 2. In the dynamic CMOS PLA, node faults affecting bit fines are testable as follows: (a) A node-at-O affecting bit line b i is clean iff b i is irredundant. (b) A node-at-1 affecting bit line b i is clean iff there exists an input vector Xio and an output fk such that (1) fk covers Xio, and (2) all products that control fk and cover Xio have xi as a factor
Proof.
(a) If: That b i is irredundant implies that bj controls some product pj via an irredundant AND-crosspoint transistor QA-If QA is irredundant, then there must exist an output fk, controlled by p j, at which the absence of QA could be detected. A single vector test for the absence of QA must have the form X~I; a vector of the form X~0 would turn QA off, and at the outputs it is impossible to tell whether a crosspoint transistor is present but turned off, or is absent. Removing QA doubles the number of 1-vertices covered by pj, possibly increasing the number of 1-vertices covered by outputs controlled by pj; hence, when a test Sil is applied, fk = 0 for a good PLA and fk = 1 for a PLA with QA absent. Further, when X~ is applied to a good PLA, QA must be the only AND-crosspoint transistor on pj that is turned on ensuring that pj is 0 instead of 1, thereby ensuring that f~ is 0 instead of 1; otherwise, Xia would not detect the absence of QA-Now apply X~a to a PLA with b~ affected by a node-at-0, Bit line b~ is 0 instead of 1 in the faulty PLA, and all other bit lines are unchanged; hence, pj is 1 instead of a 0, implying that fk is 1 instead of 0. The fault is clean because X~I is a test.
Only if:
If the fault is clean, there must exist a single-vector test since the precharging circuitry ensures that the fault does not introduce memory beyond one computation cycle. Let P be the set of products controlled by b i.
To distinguish between a good and a faulty PLA, the test vector must have the form Xia. The only way in which the fault can be detected using such a test is if, by causing b, to be 0 instead of 1, the fault causes at least one product pj in P to be ! instead of 0, in turn causing some output fk controlled by pj to be 1 instead of 0. Let Q~ be the AND-crosspoint transistor at the intersection of bi and pj. If QA were to be removed from a good PLA when Xia is applied, then pj would be 1 instead of 0, implying that fk would be 1 instead of 0. Thus QA is irredundant. This in turn implies that b~ is irredundant. (b) If: Let P be the nonempty set of products that control fk and cover X~0.
Assume that all products in P have Y~ as a factor; i.e. assume that all products in P are controlled by b,. When Xi0 is applied to a faulty PLA, b, is 1 instead of 0, causing all products in P to be 0 instead of 1. The fault cannot cause additional products to be 1; hence, in a faulty PLA, f~ is 0 instead of 1. Thus Xio is a test, implying that the fault is clean.
Only if: If the fault is clean, then there must exist a single-vector test since the fault does not introduce memory beyond one computation cycle. To distinguish between a good and a faulty PLA, the test vector must have the form X~0. The only way in which the effects of the fault can propagate to an output fk is as follows: when X~0 is applied to a faulty PLA, b~ is 1 instead of 0, causing some products to be 0 instead of 1, in turn causing f, to be 0 instead of 1. Thus in a good PLA, fk covers X~0 by virtue of at least one product that controls fk and covers Xi0. Assume that a product pj exists that controls fk and covers X~0, but that does not include Y, as a factor; i.e. pj is not controlled by b~. The fault does not prevent pj from remaining at 1, implying that fk = 1 when Xi0 is applied to both a faulty and a good PLA. But this contradicts the assumption that the fault is clean; hence, the product pj cannot exist. Thus all products that control fk and cover X~0 must have Yi as a factor. []
Corollary. If a node-at-O affecting a bit line b~ is clean, then so is a node-at-1 affecting b i.
Proof. By extending the "only if" part of the proof of Proposition 2(a), it is readily possible to show that if a node-at-0 affecting a bit line b i is clean, then there must exist an output fk and an input vector X,0 such that fk covers X,0 but not Xil. Clearly at least one product must exist that controls fk and covers X~0.
Assume that pj is a product that controls fk and covers X~0, but that does not have ~ as a factor_(i.e, bit line b~ does not control pj). Changing the input from X~0 to X~I changes b~ from 1 to 0, changes b, from 0 to 1, and leaves all other bit lines unchanged. The changes in the bit lines cannot prevent pj from remaining at 1 for Xil, in turn ensuring that fk remains at 1. But this contradicts the consequence of the premise that fk does not cover X~. Hence, all products that control fk and cover X~0 must have Y~ as a factor. Apply Proposition 2(b) to complete the proof. [] Consider a PLA that implements the output function fk = XlX2 + X2-A nodeat-1 affecting b z is clean; one verifies that it is detected by the test xlx 2 = O0 which causes fk to be 0 instead of 1 in the presence of the fault. However, a node-at-0 affecting b 2 is unclean. To exercise this second fault, any test vector X must set b 2 = 1 by having x 2 = 1. But in both a good and a faulty PLA, applying X would set b2 = 0, causing product x 2 to be 1, in turn causing fk tO be 1. The fault is not observable at an output, so it is unclean.
Proposition 3. In the dynamic CMOS PLA, node faults affecting clocks q~tN and ~oteT are testable as follows: (a) A node-at-O affecting q'1N or q~our is clean. (b) ,4 node-at-1 affecting q~IN or q~our is unclean. (c) A node fault affecting secondary clocks ~1~ or ~our is unclean.
Proof.
(1) A node-at-0 affecting q~lN disconnects the input lines to the first-level input inverters from the primary input lines to the PLA. By Assumption 2, the inputs to these inverters are 0. The fault is clean because the output functions are nontrivial. Similarly, a node-at-0 affecting q'our disconnects the inputs to all output inverters from the sumbar lines. By Assumption 2, these isolated lines carry valid 0 signals forcing the PLA outputs to appear affected by node-at-1 faults. A 0-vertex of any fk will detect the fault. Proof. Parts (a) and (b) follow directly by noting that the faults do not introduce memory and then applying the definitions of "irredundancy" and "control", respectively. []
Proposition 6. In the dynamic CMOS PLA, a node-at-1 affecting switched-ground line gAy(gok) in the AND(OR) plane is clean, but a node-at-O is unclean.
Proof. A node-at-1 precludes paths between Py(-~k) and GND. A test consists of any 0-vertex for some output that is controlled by p~ (consists of any 1-vertex for fk)-To detect a node-at-0, one would attempt to store a 1 on gAj(gok) and then observe whether the signal changes to 0. But such a test is impossible because at the end of every computation cycle gAy(gok) is automatically connected via
At this point we note that a node-at-O(1) affecting sumbar gk is equivalent to both a node-at-O(1) affecting the input of the output inverter that drives fk, and a node-at-l(O) affecting the output fk itself. Consequently, only the last fault is considered. Proposition 7. In the dynamic CMOS PLA, node faults affecting outputs are clean.
Proof. Any l(0)-vertex for an output fk detects a node-at-0 (1) 
3. Transistor stuck-opens and stuck-ons
The PLA's transistors will be considered in the following order: the transmission gate transistors, the inverter transistors, the precharge and evaluation transistors, and finally the crosspoint transistors. In the case of stuck-opens in a dynamic gate affecting bottleneck transistors other than the precharge transistor, the precharge phase performs the same function as would a separate first vector, so the second vector alone suffices as a test. In all cases, the effect of a stuck-open affecting a p(n)-type bottleneck transistor is that, for the last test vector, a 0(1) appears on G's output node instead of a 1(0); i.e. the output node appears to be affected by a node-at-0(1). Thus if a stuck-open fault affecting a p(n)-type bottleneck transistor is clean, the last vector of any test could be used alone to detect a node-at-0(1) affecting the output node. Only if: If a node-at-0(1) is clean, then a single-vector test must exist since the overall circuit is combinational, and a node fault affecting G's output node cannot introduce memory. To exercise the fault, any test vector X must be a l(0)-vertex for G. To detect the fault, on at least one output of N, good and faulty circuits produce complementary signals when X is applied. If G is a dynamic gate that precharges to 0(1), then X alone detects stuck-opens affecting the p(n)-type evaluation transistor and any other p(n)-type bottleneck transistors. If G is a static gate, or is a dynamic gate that precharges to (1, 0), then any 1(0)-vertex for G followed by X will detect stuck-opens affecting p(n) Proof. 1) to a ?(1) . Similarly, a stuck-on affecting an evaluation transistor will change the evaluated signal from a 0(1) to a 0 (1, 
is irredundant. (b) A stuck-on fault affecting an AND-crosspoint transistor on a product line pj is clean iff pj is irredundant. (c) A stuck-on fault affecting an OR-plane crosspoint transistor is clean.
Proof. 
Theorem 2. In summary, the dynamic CMOS PLA has the following testability with respect to single transistor stuck-open and stuck-on faults: (a) The following are unclean: (i) stuck-opens and stuck-ons affecting transmission gate transistors; (ii) stuck-opens affecting transistors in the inverters that drive the secondary clocks eplN and epOtJT; (iii) stuck-ons affecting inverter transistors; (iv) stuck-ons affecting precharge and evaluation transistors. (b) The following are clean: (i) stuck-opens affecting output inverter transistors; (ii) stuck-opens affecting OR-plane precharge and evaluation transistors; (iii) stuck-ons affecting OR-plane crosspoint transistors. (c) All remaining stuck-opens and stuck-ons are clean under conditions of irredundancy.
Proof. Follows directly from Propositions 8 to 11. []
Interconnect breaks
A line may have a different branch structure in different layouts corresponding to a given circuit. Thus a particular pair of segments that could be produced when a line is divided by a single interconnect break in one layout, may be impossible as a result of single faults in another layout. In general, the detailed topology of a circuit's layout is necessary to determine the set of faulty behaviours that may arise as a result of single interconnect breaks. In the case of the PLA, however, the topologies of the schematic and the layout are often similar, so the testability of the PLA with respect to interconnect breaks can be determined from the schematic alone.
The proofs of Propositions 12 to 17 assume a layout topologically similar to the one given in [18] ; i.e. they assume a layout corresponding to the schematic details shown in Figs. 3 to 6 . The following additional assumptions are also made to permit the analysis. We assume that the power supply lines have been laid out orthogonally across the first-level decoder inverters, the second-level decoder inverters, and the output inverters. We assume further that the power supply lines to all inverters in the input decoders connect together first before connecting to higher levels in the power distribution tree. Thus, an interconnect break can cut off the path to GND(VDD) for one or more inverters in the same level of the input decoder, or can affect all of the input decoders. No further assumptions are made about the power distribution tree.
An interconnect break can interrupt all possible paths from a node to GND without affecting possible paths to VDD. Within a lengthy sequence of tests, it is not realistic to assume that the signal on such a node would drift to 0 according to Assumption 2, since it is difficult to ensure that a driving path to VDD is never set up by an earlier input vector. Thus, we will assume that a node with unidirectional drive to 0(1) will be affected by a node-at-0(1). This assumption is valid if the PLA is initialized [7] prior to testing; i.e. a series of inputs has been applied recently that ensured that every node was driven to both 0 and 1 at least once. A test for single node faults could be used to initialize all irredundant lines in a circuit.
Proposition 12. In the dynamic CMOS PLA, all interconnect breaks in the input transmission gates and the associated clocking circuitry are unclean, the sole exception being a break affecting the line stem of clock q~ZN which is clean.
Proof. Figure 3 gives a detailed schematic for the input transmission gates and the associated clocking circuitry. The numbered rectangles on the figure indicate the locations of representative interconnect breaks for all possible classes of faulty behaviour that may arise. Applying Assumption 2 one verifies that each interconnect break is equivalent to combinations of node faults, stuck-opens, and stuck-ons as follows: (1) ePlN is affected by a node-at-0; (2) ~ZN is affected by a node-at-l; (3) the p-type inverter transistor is stuck-on; (4) qbN is affected by a node-at-0; (5) one p-type transmission gate transistor is stuck-on; (6) Proof. Figure 4 gives a detailed schematic for the input decoder circuit; representative interconnect breaks for all possible classes of faulty behaviour have been indicated as in Fig. 3 . Under Assumption 2, one verifies that each interconnect break is equivalent to combinations of node faults, stuck-opens, and stuck-ons as follows: (1) an inverter transistor is stuck-on; (2) x/ is affected by a node-at-0; (3) x i is affected by a node-at-l; (4) It is important to note that for each of the four kinds of fault combinations given in Proposition 13, the faulty behaviour cannot cancel out in the case of multiple faults. Multiple faults of type (a) cannot cancel because the effects of having a node fault affecting one input line cannot be cancelled by a node fault affecting a second input line. Proof. Figure 5 gives a detailed schematic for the AND plane; representative interconnect breaks for all possible classes of faulty behaviour have been indicated. Under Assumption 2 one verifies that each interconnect break is equivalent to combinations of node faults and stuck-opens as follows: (1) Proof. Figure 6 gives a detailed schematic for the output inverter circuit; representative interconnect breaks for all possible classes of faulty behaviour have been indicated. Under Assumption 2 one verifies that each interconnect break is equivalent to combinations of stuck-ons and node faults as follows: (1) an inverter transistor is stuck-on; (2) fk is affected by a node-at-l; (3) fk is affected by a node-at-0; (4) some fks are affected by node-at-0s; (5) some fks are affected by node-at-Is; (6) all fk s are affected by node-at-0s; (7) all fks are affected by node-at-Is. Breaks of class 1 are unclean by Proposition 9(e). Breaks of the remaining classes are equivalent to one or more PLA outputs being all affected by node-at-0s or node-at- 
In the dynamic CMOS PLA, interconnect breaks in the OR
Ohmic shorts
It is not reasonable to consider ohmic shorts between all possible line pairs: the number of candidate pairs for any typical circuit would be unmanageably large, and most of the faults (e.g. those corresponding to lines far apart in the layout) would be highly improbable. In addition, there is experimental support for neglecting shorts between lines on different conductive layers [6] . In the following analysis, we consider ohmic shorts between parallel lines, line pairs that should have a significantly high probability of being shorted together. Thus we consider shorts between adjacent input lines, product lines and output lines, as well as shorts between adjacent bit lines (i.e. between b~ and bi, and between b~ and b~+l)-On the basis of the PLA layout in [18] , we also consider shorts between product and sumbar lines, and their respective switched-ground lines. The short creates a wired-AND because the product lines are precharged to 1 and then conditionally evaluated by the same clock. If there exists an input X such that Pj(Pj+1) is the only product controlling fk that covers X, and X is not also covered by Pj+I(Pj), then X attempts to place a 1 on Pj(Pj+I) and 0s on all other products that control fk as well as in pj+~(pj). Any such vector X is a test because a 1 appears on fk if the PLA is good, and a 0 if the short is present.
Only if: A single test vector X is sufficient since the fault does not introduce memory. Condition (1) is required to allow the signal on Pj(Pj÷I) to be observed at fk; condition (2) is sufficient for the fault to be exercised. One verifies that X is a test, so the fault is clean. (e) The fault is equivalent to a stuck-on affecting an AND-crosspoint transistor connected to pj. Proposition ll(b) can thus be applied. (f) If fk is not identical to fk+l, then there exists an input vector X such that fk carries a 0(1) and fk+l carries a 1(0); i.e. there exists an X such that gk carries a 1(0) and sk+a carries a 0(1). An ohmic short between two sumbar lines causes a wired-AND since they are both precharged to 1 and then conditionally evaluated by the same clock. Thus, in the presence of a short, both gk and g/,+1 carry a 0, and so both fk and fk+l carry a 1. The fault can be detected, so it is clean. The converse is easily shown. 
Crosspoint faults
The crosspoint fault has been well studied in the literature because as a fault it has several convenient properties. Perhaps the most important of these is that a fault model comprising single or multiple crosspoint faults is independent of the particular technology used to implement to PLA. A test designed to detect all single crosspoint faults also detects most multiple node faults, bridging faults, and stuck-opens as well as some stuck-ons [13] . Further, the effects of crosspoint faults on the output functions are closely related to changes affecting the SOP forms [16] , thus simplifying fault analysis and test generation. 
7. Summary
Despite the seemingly numerous conditions that appear in the testability properties proved above, many faults will in fact be clean in any dynamic CMOS PLA that contains few redundancies. We summarize below the main areas of testing difficulty that would plague even PLAs with no redundancies: transmission gate circuitry: Most node faults and interconnect breaks, and all stuck-opens and stuck-ons are unclean in the transmission gates and associated clocking circuitry (Props. 3, 8, 9, and 12). The problems stem from the redundancy of having two parallel pass transistors: failures affecting only one path cause degradations in timing and signal strength that are difficult to detect by logic means alone.
stuck-on transistors: All stuck-ons affecting inverter, precharge, and evaluation transistors are unclean (Props. 9 and 10). The problems stem from the fact that it is impossible to exercise the fault without simultaneously creating a fight.
ohmic shorts: Many probable shorts are unclean: e.g. shorts between adjacent input lines, bit lines, and output lines (Theorem 4). By placing adjacent lines on two different layers in alternating fashion, such faults could be made much less probable; however, this approach would not be practical for the input and output lines which are likely to be connected to bus structures outside of the PLA. Shorts between precharged lines, such as the product and sumbar lines, are easier to detect because the precharge-evaluate timing sequence precludes fights.
A testable dynamic CMOS PLA
Circuit description
In this section we describe a new, more testable dynamic CMOS PLA, and then we give its testability properties with respect to the fault model. Figure 7 contains the schematic of a modified PLA which implements the same output functions as those that are implemented by the standard PLA in Fig. 1 . In general, the modified PLA differs from the standard PLA in the following respects:
(1) The input decoders and output inverters are implemented using clocked [18] , rather than static, CMOS inverters. The transmission gates are removed, their storage function being taken over by the clocked inverters. The clocked inverter circuit is given in the detail at the bottom of Fig. 7 . A single-bit wide slice of the modified input decoder is shown in Fig. 8 . Note that for each input, four new internal nodes have been introduced, namely: ml, nl, m2, and n 2-Similarly, two new internal nodes are created in each output inverter. Similarly, clock q~our is replaced by two variants q~our and q~our. As illustrated in Fig. 9 , the 10 new clocks are controllable on a per input vector basis to be in either a normal mode or a test mode as follows:
• In norm mode q~tN1, q~lu2, q~,~uD, q~R and q~our are identical to the original clocks ~IU' ~IN, ~AND, ~')OR and q~our, respectively; in low mode these same clocks are inhibited from making a low to high transition, staying low until the low to high transition that occurs in the next normal mode cycle.
• In norm mode ~,APuo and q~R are identical to the original clocks q~AUZ~ and q~oR, respectively; in high mode these same clocks are inhibited from making a high to low transition, staying high until the high to low transition that occurs in the next norm mode cycle.
• In norm mode ~IN1, ~IN2, and ~our are identical to the complements of the original clocks ~iu, q~tu, and q~our, respectively; in high mode these same clocks are inhibited from making a high to low transition, staying high until the high to low transition that occurs in the next norm mode cycle. Fig. 7 . Modified PLA implementing the same functions as in Fig. 1,   ( 3) The switched-ground lines in the AND plane are connected together, forming a single line gn. Thus product lines no longer have separate paths to GND via dedicated evaluation transistors. This modification makes all but one of the AND-plane evaluation transistors redundant, but they have all been left in the circuit for performance reasons. These modifications alleviate the testability difficulties encountered in the standard PLA as follows: The new PLA does not have transmission gates, so all of the unclean faults associated in the original design with the transmission gates and their clocking circuitry are avoided. The test modes of the clocks allow the clocked transistors to be used to break up fights in much the same way as extra become clean in the modified PLA. The modifications to the switched-ground line gA in the AND plane make possible the detection of node-at-0s affecting ga.
Testability of the modified PLA
The testability of the modified PLA with respect to the fault model is detailed below in Propositions 18 to 22, and summarized in Theorem 6. The proofs have been omitted in most cases; the arguments are straightforward and similar in style to those for the standard PLA. Proof Outline. The topology of the modified PLA is very similar to that of the standard PLA, so most of the arguments underlying the proof of Theorem 3 apply. In contrast to the standard PLA, breaks that isolate the gates of precharge and p-type inverter transistors do not cause unclean faults; these faults are equivalent to stuck-ons affecting those same transistors, faults that are clean by Proposition 19. Breaks affecting the four input clocks are equivalent to node-at-0 faults, and will thus be clean subject to the same conditions as those in Ohmic shorts between a noninverting bit line b, and the adjacent inverting bit line bi+l are conditionally clean, but the condition is complex. To exercise the fault, a vector X would need to place one value d on b~, and the complementary value a¢ on b~+l. The fault could be detected as follows if X is also a test for a node-at-~¢ affecting bi: A test would consist of X applied twice. The first application of X, using all clocks in norm mode, would place a ? instead of a d on b i in a faulty PLA. The second application of X, using the_high and low modes of q~tN2 and ~1N2 to store the value on bi, would produce a d onb~ instead of a d. The fault would then be detected in the same way as a node-at-d affecting b i . Fig. 7 , we note that the testability of this PLA could be improved as follows: Bit line b~ is not connected to any AND-crosspoint transistors; hence, the bit line is redundant and should be removed along with its driving inverter. The two crosspoint transistors labelled "t" and "1:" are redundant and should be removed; after their removal, the crosspoint labelled "*" becomes redundant and should also be removed. The resulting PLA contains no irredundancies and directly implements the functions fl = xl + x2x3, f2 = xlx2 + x2x3, and f3 = xv~2x3 + XlX2X3" One verifies that conditions (3) through (6) are satisfied.
Discussion
In this paper, a typical dynamic CMOS PLA was analyzed to determine its testability with respect to a comprehensive switch-level fault model. Theorems 1 to 5 imply that, in a PLA with no redundancies, many node faults, stuck-opens, crosspoint faults, and interconnect breaks are clean and thus detectable by logic means alone. However, faults in the transmission gate circuitry, stuck-on faults, ohmic shorts, and faults affecting redundant elements were found to be unclean; their detection may be possible through measurements of timing delay or current flow. Similar problems can be expected to plague CMOS designs that use transmission gates, static inverters, and fixed precharge-evaluation computation cycles.
The modified dynamic CMOS PLA presented in Section 7 was found to be substantially more testable than the standard design; subject to the conditions in Theorem 6, virtually all faults from the fault model were classified as clean. Functional tests are typically much faster than parametric tests: e.g. in modern IC testers, test vectors can be applied every 25 ns, whereas each parametric measurement may take up to 1/~s. Use of the modified PLA may be a viable way of reducing the number of parametric tests and replacing them with faster functional tests.
The improved testability of the modified PLA over the standard design was achieved at the cost of satisfying the conditions of Theorem 6 and at the cost of providing the ten clock variants. The cost of meeting the conditions in Theorem 6 will vary with the particular PLA. In [2] it is reported that the computational effort required to produce PLAs with no redundancies is reasonable for most typical examples. Also, identical output functions should be readily avoided. Meeting conditions (3), (4), (5) , and (6) would, in the worst case, require the addition of two extra product lines and two extra output lines.
Obtaining an accurate estimate of the cost of providing and routing the 10 clock variants required in the modified design would likely entail detailed implementation studies for several systems. If the hardware overhead can be shared among many large PLAs, then the modified design could become economical. It should be noted that the binary vectors controlling the clock modes need contain only 5 bits since fewer than 32 different clock combinations are required to encode normal mode operation and all of the required test mode configurations. Thus it would be possible for an external tester to control the clock modes on the fly using only 5 input pins. These pins could be used for other functions when the IC is in service.
